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1571 ABSTRACT 
A predetermined and variable synthesized capacitance 
which may be incorporated into the resonant portion of 
an electronic oscillator for the purpose of tuning the 
oscillator comprises a programmable operational ampli- 
fier circuit. The operational amplifier circuit has its 
output connected to its inverting input, in a “follower” 
configuration, by a network which is low impedance at 
the operational frequency of the circuit. The output of 
the operational amplifier is also connected to the non- 
inverting input by a capacitor. The non-inverting input 
appears as a synthesized capacitance which may be 
varied with a variation in gain-bandwidth product of 
the operational amplifier circuit. The gain-bandwidth 
product may, in turn, be varied with a variation in input 
set current with a digital to analog converter whose 
output is varied with a command word. The output 
impedance of the circuit may also be vaned by varying 
the output set current. This circuit may provide very 
small changes in oscillator frequency with relatively 
large control voltages unaffected by noise. 
19 Claims, 1 Drawing Figure 
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It is yet another object of the invention to provide an 
electronically synthesized capacitance which is small 
It is still another object of the invention to provide an 
5 electronically synthesized capacitance which may be 
varied by relatively large control voltages. 
It is still a further object of the invention to provide 
an electronically synthesized capacitance which is use- 
ful for controlling oscillator frequency. 
Briefly, these and other objects are achieved in a 
programmable Norton type amplifier whose input set 
current can be controlled by a digital signal applied to a 
digital to analog converter, the variation in input set 
current changing the amplifier gain-bandwidth and, in 
ularly, to an amplifier which functions as a variable 15 turn changing the capacitance appearing at the non- 
electronic capacitance. inverting input of the amplifier. 
PROGRAMMABLE ELECTRONIC SYNTHESIZED 
CAPACITANCE and stable. 
ORIGIN OF THE INVENTION 
The invention described herein was made by an em- 
Ployee Of the United States Government, and may be 
manufactured and used by or for the Government for 
governmental PuToseS without the Payment of any 10 
royalties thereon or therefor. 
TECHNICAL FIELD 
This invention pertains to amplifiers and, more partic- 
BACKGROUNDART BRIEF DESCRIPTION OF THE DRAWING 
Numerous oscillator circuits have been designed with The sole FIGURE is a schematic representation of 
the capability of providing controlled output frequency 20 the electronically synthesized capacitance of this inven- 
variation within a given range. To produce these fre- 
quency variations obviously requires some variation of 
circuit parameters and usually involves some variation 
in circuit capacitance. The prior art includes a system 
for digitally correcting an oscillator frequency by first 
converting the digitaI information to an analog voltage 
which is applied to a varactor diode. Any changes in 
varactor capacitance which, in turn, changes the 
tion. 
DETAILED DESCRIPTION OF THE 
INVENTION 
The electronically synthesized and variable capaci- 
tance provided by programmable amplifier circuit 10 is 
shown in the FIGURE as including a single operational 
amplifier chip 12, which may be an LM359 Norton 
30 amplifier is chosen for this embodiment because of its 
25 
digita1 code changes the and varies the type, current differencing, amplifier chip. The Norton 
lator frequency* In this type Of system, it is to 
achieve a very sInall change in capacitance in the varac- 
comparatively high frequency characteristic. Any pro- 
grammable operational amplifier, such as an Op-32, will 
tor capacitance to achieve a very small deviation in also function according to the invention. me program- 
oscillator frequency without complex circuitry because mability refers to the capability to vary power con- 
very Small voltage changes are required to Produce 35 sumption, phase shift, slew rate, and most importantly 
these small variations capacitance and these Smdl for this application, bandwidth of the amplifier chip. 
variations in voltages are in the noise level of the diode. The power supply terminal 14 of the operational 
Further, the changes in capacitance are non-linear with amplifier chip is connected by a lead 16 to a power 
respect to variations in applied voltages. Other systems supply voltage + V. The chip also has a non-inverting 
involve digitally or manually switching in various com- 40 input, an inverting input, an output, and a set current 
binations of capacitors that are made available in the input and output. The inverting input terminal 18 is 
form of a bank of capacitors. For the digitally switched connected by a lead 20 to one side of a parallel R-C 
systems that include a bank of capacitors, very small network comprised of a feedback and bias resistor R1 
changes in capacitance are difficult eo achieve because and a feedback capacitor CI. The other side of the Par- 
of the physical limitations related to the capacitors that 45 allel network is connected by a lead 22 to an Output 
may be employed. The smallest lumped constant capac- terminal 24. Terminal 24 is also connected, by a lead 26, 
itor is typically in the order of 0.1 pf. Tolerance, physi- to one side of a feedback capacitor c2, the other side of 
cal size, and cost may present substantial problems de- capacitor C2 being connected by a lead 28 to the non- 
each capacitor in the bank must be physically connected 50 CZ, and, indirectly, terminal 30, provides the synthe- 
32. Power supply voltage +V is also connected to ent stray capacitance which changes with environment. terminal 30 by a bias resistor R2. A filter capacitor C3 is In addition to the problems associated with the digitally connected between the power supply and 
have failure problems traditionally associated with Summer 34, which is connected via a resistor R3 to the 
switches, especially those which are miniature. Thus, input set current terminal 36. The output set current 
the prior art is only capable of easily achieving predict- terminal 38 is connected to ground though a resistor 
able and stable variations in capacitance which are rela- ~ 4 .  
tively large in order to produce, for instance, relatively 60 Capacitor ~ 2 ,  which is connected between the chip 
large changes in oscillator frequency. output terminal 24 and the non-inverting input in a 
feedback configuration, plays a large part in establishing 
the synthesized capacitance, Ceq, at the overall circuit 
output 40. The amplifier chip output, at terminal 24, is 
65 connected to the inverting input terminal 18, through 
resistor/capacitor network Ri, C1, also in a feedback 
configuration. This configuration constitutes a tradi- 
tional “follower” for A.C. signals when capacitor CI  is 
pending On the required system parameters. Further, inverting input terminal 30- The Other side Of capacitor 
into the system by different leads, each having a differ- sized capacitance Output designated as ceq* via lead 
switched the switched systems 55 Separate input set current circuitry is provided by a 
STATEMENT OF THE INVENTION 
Accordingly, it is an object of this invention to pro- 
vide an electronically synthesized capacitance. 
It is another object of the invention to provide an 
electronically synthesized capacitance which may be 
varied in small increments. 
3 
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large and Xcl is small. Under these conditions, the am- 
plifier chip output at terminal 24 will follow the non- 
inverting input without inversion. 
With the embodiment shown, the power supply volt- 
age, +V, is + 12 volts which may be furnished by either 
a battery or an electronic power supply. This voltage is 
furnished indirectly to the junction of resistor R2 and 
capacitor C3 as well as directly to terminal 14. At termi- 
nal I4 it powers the operational amplifier chip 12 while 
at the resistor/capacitor R2, C3 junction, the power 
supply indirectly functions as a signal input. Capacitor 
C3 is in shunt with respect to the power supply and 
functions as a filter, and to function as such, the capaci- 
tor must be large, in the order of 1 pf. Resistor R2, along 
with resistor R1, sets the bias for the chip as it appears 
at its terminal 24. Resistor R1 is 560Kfl and resistor R2 
is 1.2Mi2, resulting in an ratio of about 4. Where 
the non-inverting input voltage is small, as it is with the 
LM359 chip, i.e. about 0.6 volt, the voltage at the out- 
put terminal 24 will be approximately (RdR2) X (+V) 
or about 6 PI. The bias level is important because it 
partially determines both the gain-bandwidth of the 
amplifier I2 and the D.C. level about which any time- 
varying signals will swing. The voltage at the inverting 
input is also about 0.6 volt with a quiescent input cur- 
rent of about 0.2 pa. 
Capacitor C1 is required to be a large, quality capaci- 
tor with a value of, for instance, 0.1 pf. This capacitor 
functions, as previously noted, to bypass resistor R1 and 
make the circuit a true follower for time-varying sig- 
nals. It should be understood that the circuit, by itself, 
has no time-varying signals. However, it functions as a 
synthesized capacitance and may be connected to a 
traditional oscillator to form part of a resonant circuit in 
place of a conventional capacitor. One possible oscilla- 
tor circuit in which circuit PO may be employed is dis- 
closed in U.S. Pat. No. 3,806,831. To be so connected, 
the ground of the synthesized capacitance may be con- 
nected to the ground of the oscillator circuit and the 
4 
follows. For a circuit connected in a follower configu- 
ration, as described herein, the voltage gain may be 
defined as: 
5 K,=K/(l + K )  
where 
dY,=(e,/e;,,) (e, represents the output voltage and ejn 
represents the input voltage) and 
10 K=open loop gain 
The admittance looking into the non-inverting terminal 
30 of amplifier 12 may be expressed as: 
Y=(l --K,~OJC2=JoC2/(1 - K )  
15 
At high frequencies in the range where the invention is 
intended to operate, 15 MHz to 1 GHz, K may be ap- 
proximated by JF&. With this approximation, the 
synthesized capacitance, Ceq, becomes: 
2o cq= c2/( 1 + (FG/02) 
where F=the operational frequency of circuit 10. It is 
important to note that Ceqis directly proportional to the 
Although the synthesized capacitance, C, is a func- 
tion of the operational frequency F, which is, in turn, 
affected by the value of the synthesized capacitance 
itself, the changes in this capacitance are dominated by 
30 changes in the GBWP (FG), rather than changes in the 
operational frequency. The operational frequency is 
essentially set by the oscillator circuit in which the 
circuit 10, providing the synthesized capacitance, is 
placed. The equation for capacitance Ceq shows the 
35 relationship between capacitor C2 (selected at 1 pf), the 
gain-bandwidth product controlled by the set current, 
the operational frequency and the synthesized capaci- 
tance appearing at the output 40. While the described 
circuit is intended to operate from 15 MHz to 1 GHz, it 
25 value of C2. 
output 40 maylbe connected to the ungrounded side of 40 should be understood that the principles of the inven- 
the resonant circuit portion of the oscillator circuit to tion are not so limited. Depending on the operational 
which it is connected. As Such, these connections from amplifier chip employed, the circuit may operate from 
the synthesized capacitance of the present invention the audio range to the multi-gigahefiz range. 
would normally be across a crystal and capacitor or an ~h~ input set current is determined by the output 
inductor and capacitor in the oscillator circuit. When SO 45 voltage of Summer 34 and resistor R ~ .  Typically, the 
connected, a time-varying signal will be introduced into Summer will be an operational amplifier in a Summer 
circuit 10. While a negative resistance also appears at configuration with a plurality of resistor bputs and a 
the output 40 along with the synthesized capacitance, it resistor as the feedback component. The input signals to 
resistance with which it is normally placed in parallel. 5o tion voltage, a bias voltage and the output from a digital 
to analog converter ( D A ~ )  (not shown). ne tempera- 
may be because it is large compared to the the summer 34, as shown, are a temperature compen’a- 
The above-described circuit produces a synthesized 
capacitance at output 40 whose value is dependent On ture compensation voltage is intended to compensate 
the value of input set current, %;. The objective, how- 
ever, is to provide a circuit design that allows for a for the diode (voltage) drops in the operational ampli- fier which are temperature dependent but subject programmable (predetermined and 55 to very small changes. Compensation is only important at Output 40. A change in the input set current wlll where very small changes in output capacitance, C,, change the gain-bandwidth Of circuit lo and? in turn, are intended to be controlled, as is the case with circuit 
changes the Of capacitance appearing Output 10. It is possible to the internal diode drop 
40. For the 1 ~ 3 5 9  chip, the change in gain-bandwidth variations from disclosed in the operational 
60 amplifier chip specifications and to design a compensa- 
tion network to generate voltages of the same magni- 
tude. However, for very accurate compensation, it has 
been found that a network must be designed through 
experimentation to compensate for the internal diode 
65 drop variations. Regardless of the intent to control very 
small changes in output capacitance, such control is 
only useful where the oscillator in which the invention 
is to be used is very stable. It should be apparent that, 
product per pa is expressed as: 
GBWP/pa= 1.2 MAz/ya 
The GBWP may be initially set at: 
GBWP=FG=ZS MHz 
with an input set current, Is/;, of about 0.02 ma. The 
determination of the magnitude of input set current 
4,644,306 
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when employed, the temperature compensation volt- The closest standard resistor in magnitude is 390KIR. 
ages will be very small in magnitude. Accordingly, the value of resistor R3 employed in cir- 
The DAC input to the summer 34 is generated from cuit 10 is 390KIR. 
a predetermined digital word. That word is the funda- The output set current, Islo, establishes the class A 
mental means used to control variations in capacitance 5 bias for and controls the current through a Darlington 
C, and indirectly control oscillator frequency. The Pair (not shown) which is internal to chip 12 and com- 
input to the DAC may be direct or, alternatively, may prises the output circuit for the chip. The higher the 
be transmitted, for instance, from a ground station to a level of output set current, the lower the output impe- 
satellite. A typical DAC may have a 1024 step count dance of the Darlington Pair and the greater the load 
with an analog output that swings from 0 V to +5.0 v lo that they can drive. The specifications for chip 12 show 
and a mid-count (512) output of +2.5 V. Because the that a Darlington Pair output current of 5 ma results in 
circuit 10 requires a positive voltage to establish an an approximate 5fl  output impedance which is low 
input set current, a bias voltage is provided to insure enough so that the capacitance, C,,, is not substantially 
that the summer output voltage does not approach zero affected by loading once circuit 10 is placed into the 
as a lower limit or the power supply voltage, +V, as an l5 resonant circuit of an oscillator. The output set current, 
upper limit. With a bias voltage of, for instance, + 8 v, Islo, is effectively a bias current for the Darlington Pair. 
the summer output will swing from +5.5 V to + 10.5 v, Again, from a graph in the specifications for the opera- 
plus or minus small variations due to the temperature tional amplifier chip 12, a 0.2 ma output set current will 
compensation signal. The bias voltage will, in essence, 2o produce a 5 ma output current for the Darlington Pair. 
determine the summer output for a mid-count of 512 To determine the magnitude of resistor & required to 
and determine the center frequency of the oscillator in produce an output set current of 0.2 ma, the specifica- 
which circuit 10 is placed. The upper and lower fre- tions give the following formula: 
QuencV limits of the oscillator may be controlled in 512 
discrete steps in either direction: In other words, the 25 12 V (SUPD~Y voltage) - 0.6 V (one diode drop) R4 = input set current, I,/;, may be changed in 1024 steps with Is/o 
the GBWP and capacitance, C,,, in turn, being changed 
in 1024 steps. 
The GBWP is usually selected by two considerations. 
- 56KR 
0.2 ma 
One consideration is the value of the synthesized capac- 30 When using an op-32, there is no adjustment for output 
itance, Ceq, assuming a predetermined value of feedback 
capacitor, C2. The other consideration is the incremen- 
change in GBWP. Generally, the incremental change in 
the magnitude of the synthesized capacitance dominates 35 
impedance. Accordingly, there is no 
for an R4 connection. 
approximate manner: 
change in the synthesized capacitance due to the As disclosed, circuit 10 will operate in the fo]]owing 
the choice. The factors that enter into the determination 
of changes in synthesized capacitance are changes in 
sponding changes in voltages that produce the input set 8.0 v 20 pa 25 MHZ 0.0385 pf 5 MHz 
current changes. In circuit 10, the output of summer 34 40 0 . 0 ~  pf 5 MHz - 2.5 Hz 
must provide voltages that produce acceptable input set lo.’ 22s pa 32.5 MHz 0.0309 pf MHz + 2.5 HZ 
currents, GBWP’s and ranges of acceptable synthesized 
capacitance for the particular oscillator for which it is Circuit 10, thus described, will accurately deviate a 
intended. While the changes in synthesized capacitance stable 5 MHz crystal oscillator a total of 5.0 Hz by 
follow a quadradic curve, a crystal oscillator’s fre- 45 controlling a 10 bit (1024 step) DAC. The frequency 
quency changes according to a square root function. change per step of the DAC is 5 X lO-3Hz. For the case 
This results in an oscillator whose frequency changes of a 5 MHz oscillator, therefore, each step of the DAC 
linearly with changes in the synthesized capacitance corresponds to 1 part in 109 in terms of frequency. 
over a limited range. These very small changes in oscillator frequency are 
With the summer output having essentially a + 8 V achieved by relatively large voltages so that noise is not 
mid:level output, and the input set current, Is/;, deter- a primary consideration. In particular, noise at the out- 
mined from the specifications (from a graph) for the put of the DAC, at the nanovolt level, will have essen- 
chip 12 at a value of 0.02 ma, and a GBWP correspond- tially no effect on the oscillator frequency, F, because 
ing of 25 MHz, the value of resistor R3 may be deter- 55 each step of the DAC will be about 5 mv (1024 DAC 
mined. The specifications also indicate that an internal steps divided into the 5 V DAC output range). Circuit 
diode drop, approximately 0.6 V, must be subtracted 10 is, accordingly, very suitable for satellite communi- 
from the voltage driving resistor R3 to determine the cations for the purpose of varying oscillator frequency 
value of R3. The formula given in the specifications is as by very small increments by an easily transmitted serial 
follows: 60 command word. By choosing suitable scale factors for 
the oscillator, a 0.5 Hz deviation in oscillator frequency 
may be controlled in 5 X 10-4 steps with each step cor- 
responding to 1 part in 1010 in terms of frequency. 
I claim: 
1. A variable electronic capacitance comprising: 
a programmable operational amplifier with inverting 
and non-inverting inputs, an output, and an input 
for input set current; 
Summer 
GBWP with changes in input set current and the come- Output IS/I GBWP cq F 
5.5 V 17.5 P 17.5 MHz 
8 V (center voltage from summer output) - 
0.6 V (one diode drop) 
0.01 ma (the mid-level mput set R3 = 
65 
current for 15 MHz GBWP) 
- 7’4v = 370KR 
0.02 x 10-3, 
7 
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a low impedance network connected between said terminal for output set current which is connected to a 
output and said inverting input in a follower con- rneanS to limit said output Set current. 
figuration; 13. The electronic capacitance of claim 12 wherein 
a capacitance connected between said output and said said means to limit output set current is a resistor. 
14. A variable electronic capacitance comprising: non-inverting input; and a programmable operational amplifier having invert- means to vary said input set current. ing and non-inverting input terminals, an output 
terminal, an input program terminal for accepting 2. The electronic capacitance of claim 1 wherein said 
low impedance network is a parallel resistance/capaci- input set current, and a power supply terminal; 
tance network where the capacitance forms a low impe- 10 circuit means for connecting said power supply ter- 
dance at a predetermined operational frequency. minal to a direct current voltage; 
3. The electronic capacitance of claim 1 wherein said circuit means for interconnecting said output teminal 
capacitance connected between said output and said to said inverting input terminal and placing said 
non-inverting input is a lumped constant capacitor. operational ampIifier into a foIlower configuration; 
capacitance means for connecting said output termi- 
means to vary input set current includes a resistor con- nal and said non-inverting input terminal and pro- 
nected at one end to said input for input set current and viding a feedback signal to said non-inverting input 
terminal; connected at the other end to a variable voltage source. 
5. The electronic capacitance of claim wherein said said direct current voltage source also being indi- rectly connected to said non-inverting terminal to 
provide a signal thereto; and variable voltage source is a summer driven by a digital 
variable voltage means connected to said input pro- to analog converter. 
6. The electronic capacitance of claim 5 wherein a gram terminal for varying said input set current. 
bias voltage also drives said summer. 55. The variable electronic capacitance of claim 14 
7. The electronic capacitance of claim 6 wherein a 25 wherein said circuit means is a parallel resistance/- 
temperature compensation voltage also drives said sum- capacitance network which is low impedance at the 
mer. operational frequency of said variable electronic capaci- 
8. The electronic capacitance of claim 1 wherein a tance. 
resistor is connected at one end to said non-inverting 16. The variable electronic capacitance of claim 14 
input and at the other end to supply voltage. 30 wherein said non-inverting input terminal is connect- 
9. The electronic capacitance of claim 1 wherein said 
non-inverting input provides a variable capacitance 17. The variable electronic capacitance of claim 16 
wherein said non-inverting input terminal is connect- means. able to a tuned portion of said oscillator circuit. 
18. The variable electronic capacitance of claim 14 
said non-inverting input is connectable to an oscillator wherein said variable voltage includes a digital to 
analog converter. circuit. 
11. The electronic capacitance of claim 10 wherein 19. ne variable electronic capacitance of claim 14 
said non-inverting input is connectable to a tuned por- wherein said capacitance means is a capacitor directly 
tion of said oscillator circuit. 40 connected between said output terminal and said non- 
12. The electronic capacitance of claim 1 wherein inverting input terminal. 
5 
4. The electronic capacitance of claim 1 wherein said 15 
20 
to an circuit. 
10. The electronic capacitance of claim 9 wherein 35 
said programmable operational amplifier also includes a * * * * *  
45 
50 
55 
60 
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